Xref: utzoo comp.lsi:1080 comp.lsi.cad:540 sci.electronics:12791
Path: utzoo!utgpu!news-server.csri.toronto.edu!rutgers!ucsd!swrinde!zaphod.mps.ohio-state.edu!samsung!uunet!pilchuck!dataio!siu
From: siu@Data-IO.COM (From: siu@fnrsun.Data-IO.COM (Denny Siu))
Newsgroups: comp.lsi,comp.lsi.cad,sci.electronics
Subject: Need gate level logic simulator
Message-ID: <2567@dataio.Data-IO.COM>
Date: 10 Jul 90 00:28:47 GMT
Sender: news@Data-IO.COM
Followup-To: comp.lsi
Lines: 13

Summary: 
Expires: 
References: <1990Jun18.025334.7298@monu6.cc.monash.edu.au> <14012@venera.isi.edu> <24@pubit.sublink.ORG>
Sender: 
Reply-To: siu@fnrsun.Data-IO.COM (Denny Siu)
Followup-To: 
Distribution: 
Organization: Data-IO Corporation; Redmond, WA
Keywords: 
Does anyone know about any public domain gate level logic simulator that can
handle unit time delay. The primitive should not lower than AND or OR gate.
Can Csim or Rsim do the job, or they are tranistor level simulator?
Thank you in advance!