Path: utzoo!utgpu!news-server.csri.toronto.edu!rutgers!usc!zaphod.mps.ohio-state.edu!maverick.ksu.ksu.edu!uafhp!rkehn
From: rkehn@uafhp.uark.edu (Doug Kehn)
Newsgroups: comp.sys.m68k
Subject: Clarification, <MULS> instruction operation
Message-ID: <5195@uafhp.uark.edu>
Date: 4 Sep 90 03:55:46 GMT
Organization: College of Engineering, University of Arkansas, Fayetteville
Lines: 19

I understand the use of this command, however, it is the operation
portion in which I am not clear.  When <MULS> multiplies two signed
numbers does it look at bit 15 of the result, set/clear the N bit
of the Condition Code Register, and extend the appropriate sign to
yeild a 32-bit result, (If this is the case, does it also ignore
all overflow bits of the result prior to extending the sign?) or
does it look at the two signed operands to somehow determine the
sign?

I hope I have expressed my question clear enough for someone to
provide assistance.

Thanks in Advance. . . 
			Doug

=======================================================================
	Doug Kehn			E-mail: rkehn@uafhp.uark.edu
	Univ. of Arkansas			(INTERNET)
=======================================================================