Path: utzoo!utgpu!news-server.csri.toronto.edu!cs.utexas.edu!usc!zaphod.mps.ohio-state.edu!sol.ctr.columbia.edu!ira.uka.de!smurf!gopnbg!mcshh!apal!root
From: root@apal.hanse.de (Andreas Mueller)
Newsgroups: comp.sys.amiga.hardware
Subject: Re: Re: How do they run (a)synchr. clocks
Keywords: I ASKED FOR IT && I'M ASKING ASK FOR MORE :);
Message-ID: <root.3248@apal.hanse.de>
Date: 28 Nov 90 22:29:55 GMT
Distribution: comp
Lines: 40

--

FOREVER
 {
 (This goes to Dave H.)
   {
    Thanks a lot for your 5 minute :) explanation and the timing sketch, it's
    been very helpful.
   }
 }

So here's my next question:

I've an A1000 with an self build 020/881 board and 512 KByte stat. ram.
(The 020 is a 16MHz type (runs with C7M) the 68881 runs with 20MHz).
I'm working on clocking the 020 with a heigher clock rate.

My idea is to switch between two synchronus clocks (14.3 && C7M)
whenever the CPU 'works' in CPUSPACE || 32 bit ram || AS* is high.
(I've already finished this add on, and it works fine)

Regarding your answer, I'm wondering:

What is faster, 16MHz asynchronus (some waits) or
14.3.. MHz synchronus (no wait !?) clocking?
(Let's say, the KickStart is located in 32 bit ram)

And question number two:
How is the synchronus clocking on the 2620 handled?



-----------------------------------------------------------------------------

+----------------------------------------------------------------------------+
| Andreas Mueller (A1020:)   | "Who left his footprints in my computercase?" |
| Phone: +49 040 251 23 27   | "Strong typing is for weak minds!"            |
|	 Hamburg, FRG	     |						     |
| UUCP: root@apal.UUCP	     |						     |
+----------------------------------------------------------------------------+