Path: utzoo!utgpu!news-server.csri.toronto.edu!bonnie.concordia.ca!uunet!zaphod.mps.ohio-state.edu!sol.ctr.columbia.edu!emory!hubcap!shers
From: shers@masala.lcs.mit.edu (Alexander The Great Sherstinsky)
Newsgroups: comp.parallel
Subject: Multi-port RAMs
Message-ID: <1991Jan22.041315.26506@mintaka.lcs.mit.edu>
Date: 22 Jan 91 13:53:30 GMT
Sender: fpst@hubcap.clemson.edu
Organization: MIT Laboratory for Computer Science
Lines: 16
Approved: parallel@hubcap.clemson.edu

Hello,

I am going to ask what might seem like a stupid question, but here it goes 
anyway:

I am trying to build a new parallel computer as part of my thesis.  At my 
disposal are off-the-shelf components as well as the ability to build custom
chips (with MOSIS).  Here is the problem:  The architecture could really 
benefit from having a large 5-port-read, 5-port-write RAM, all ports being 
independent. Does such a beast exist?  Or if I am going to design a custom 
chip for it, how to do it without wasting too much silicon real estate?

Any response concerning this matter will be greatly appreciated.
--
+-------------------------------+------+---------------------------------------
|Alexander Semyon Sherstinsky   |myself|shers@masala.lcs.mit.edu