Path: utzoo!utgpu!news-server.csri.toronto.edu!rpi!zaphod.mps.ohio-state.edu!sdd.hp.com!spool.mu.edu!uwm.edu!ogicse!hsdndev!dartvax!eleazar.dartmouth.edu!watt
From: watt@eleazar.dartmouth.edu (Gill Watt)
Newsgroups: comp.lsi.cad
Subject: Actel FPGA Design Software Question...
Summary: see subj
Keywords: Actel FPGA Question
Message-ID: <1991Apr3.021953.12487@dartvax.dartmouth.edu>
Date: 3 Apr 91 02:19:53 GMT
Article-I.D.: dartvax.1991Apr3.021953.12487
Sender: news@dartvax.dartmouth.edu (The News Manager)
Distribution: comp
Organization: Dartmouth College, Hanover, NH
Lines: 21


howdy,

I don't know if anyone out there can help me, but if you
can it would be great.  

We have the Actel Action Logic System (ALS) (Release 1.22)
FPGA design software running on a PC here.  It works very 
well except for one annoying problem, there seems to be no
way to save/print (record in any way) the results from the
timing analysis.  At the moment, in order to compare 
different designs, I am reduced to typing the data into 
a spreadsheet on my mac in order to print it out.  There 
has to be a better way.  Please help.  


-- 
---------------------------------------------------------------------
Gill Watt (watt@eleazar.dartmouth.edu)
Thayer School of Engineering, Dartmouth College, Hanover, NH  03755
---------------------------------------------------------------------