Path: utzoo!utgpu!news-server.csri.toronto.edu!rpi!zaphod.mps.ohio-state.edu!uakari.primate.wisc.edu!aplcen!jhunix!barrett
From: barrett@jhunix.HCF.JHU.EDU (Dan Barrett)
Newsgroups: comp.sys.amiga.advocacy
Subject: MIPS (was Re: NeXT Press Release)
Message-ID: <8107@jhunix.HCF.JHU.EDU>
Date: 23 Apr 91 00:53:29 GMT
References: <4c9Go-jt1@cs.psu.edu> <47555@ut-emx.uucp> <hpdG+zeu1@cs.psu.edu>
Distribution: comp
Organization: The Johns Hopkins University - HCF
Lines: 14

In article <hpdG+zeu1@cs.psu.edu> melling@cs.psu.edu (Michael D Mellinger) writes:
>>The 1+ has a few MIPS on the 040.
>WRONG.  The Sparc 1+ is rated 15mips and so is the 68040.

	I was under the impression that RISC MIPS and CISC MIPS are not
directly comparable like this.

                                                        Dan

 //////////////////////////////////////\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
| Dan Barrett, Department of Computer Science      Johns Hopkins University |
| INTERNET:   barrett@cs.jhu.edu           |                                |
| COMPUSERVE: >internet:barrett@cs.jhu.edu | UUCP:   barrett@jhunix.UUCP    |
 \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\/////////////////////////////////////