Path: utzoo!utgpu!news-server.csri.toronto.edu!cs.utexas.edu!oakhill!oakhill!rayv
From: rayv@revenge.oakhill.uucp (Ray Voith)
Newsgroups: comp.emacs
Subject: EIA/IEEE logic modeling standards
Message-ID: <RAYV.91May17104307@revenge.oakhill.uucp>
Date: 17 May 91 15:43:07 GMT
Sender: news@oakhill.sps.mot.com
Distribution: comp.lang.vhdl
Organization: SPS CAD, Motorola Inc., Austin, Texas.
Lines: 27
Nntp-Posting-Host: revenge


I am looking at the EIA/IEEE logic modeling packages.

I am a little confused, since I thought that there would
be only one resultant package that both agreed upon.  I
have two apparently different VHDL packages:  One from
Len Finegold (EIA) and one from Victor Berman/W. Billowitch
(IEEE).  They are different.  I have not examined them in great
detail, since I am not sure whether the intent is to have only
one package eventually.

I am wondering if anyone out there has an answer to the questions:

	- is one a subset of the other?
	- are they compatible but different internally?
	- what supporting stuff is safe to use with both?

The point is that if they are not the same, and have different
supporting packages (e.g. TIME_FUNCS), then it is unclear which
one is the industry standard.  It is also unclear which supporting
code will work with which package.

Thanks for any help on this.

I am sending a copy of this note to Finegold and Billowitch.

Ray Voith   rayv@revenge.sps.mot.com   512-891-2265