Path: utzoo!utgpu!news-server.csri.toronto.edu!rpi!zaphod.mps.ohio-state.edu!swrinde!cs.utexas.edu!csc.ti.com!ti-csl!m2.csc.ti.com!mmeyer
From: mmeyer@m2.csc.ti.com (Mark Meyer)
Newsgroups: comp.sys.mips
Subject: M/120 and Ethernet - How do I do it?
Message-ID: <MMEYER.91May16141845@m2.csc.ti.com>
Date: 16 May 91 19:18:45 GMT
Sender: mmeyer@csc.ti.com (Mark Meyer)
Organization: TI Computer Science Center, Dallas
Lines: 15


	I'm writing some standalone software for a Mips M/120, and I'd
like to set up some simple Ethernet support.  I know how to get to the
LANCE registers, and I have the specs for the Am7990 LANCE chip.  What
I want to know is: Addresses for LANCE's Initialization Block, and the
Descriptor Ring Pointers in the Initialization Block, all are
specified in 24 bits.  The Mips chip has a 32-bit address space.
Where does the LANCE get the other eight address bits?
	Atdhvaannkcse.

-- 
Mark Meyer          USENET: {ut-sally!im4u,convex!smu,sun!texsun}!ti-csl!mmeyer
Texas Instruments, Inc.                                   CSNET : mmeyer@TI-CSL
Every day, Jerry Junkins is grateful that I don't speak for TI.
                                       The more you know, the less you believe.