Xref: utzoo comp.lsi.cad:1024 comp.lsi:1520
Path: utzoo!utgpu!news-server.csri.toronto.edu!cs.utexas.edu!asuvax!ncar!elroy.jpl.nasa.gov!swrinde!zaphod.mps.ohio-state.edu!ub!galileo.cc.rochester.edu!rochester!pt.cs.cmu.edu!o.gp.cs.cmu.edu!fs7.ece.cmu.edu!lopez
From: lopez@corolla.ece.cmu.edu (Juan Carlos Lopez)
Newsgroups: comp.lsi.cad,comp.lsi
Subject: CADENCE: Verilog and Hilo
Message-ID: <1991Jun17.162926.28523@fs7.ece.cmu.edu>
Date: 17 Jun 91 16:29:26 GMT
Sender: news@fs7.ece.cmu.edu (USENET News System)
Reply-To: lopez@corolla.ece.cmu.edu (Juan Carlos Lopez)
Organization: Electrical and Computer Engineering, Carnegie Mellon
Lines: 18
Originator: lopez@corolla.ece.cmu.edu


--

	A friend of mine is having some problems integrating Verilog and Hilo 
into the CADENCE Software (SUN-3 environment). Both tools run properly when 
called from the shell, but from the framework menus, some errors are reported:

	- Verilog: Error in the keyfile
	- Hilo: Compilation error

	Any hints would be appreciated. Thanks in advance.

							Juan Carlos
-- 

 Juan Carlos Lopez                 Dpt. of Electrical and Computer Engineering
 Phone:  +1 (412) 268-5236         Carnegie Mellon University
 E-mail: lopez@ece.cmu.edu         Pittsburgh, PA 15213-3890    (USA)