Path: utzoo!utgpu!news-server.csri.toronto.edu!rpi!zaphod.mps.ohio-state.edu!magnus.acs.ohio-state.edu!cis.ohio-state.edu!sei.cmu.edu!fs7.ece.cmu.edu!o.gp.cs.cmu.edu!andrew.cmu.edu!<UNAUTHENTICATED>+
From: William.Lott@cs.cmu.edu
Newsgroups: comp.arch
Subject: Re: 64 Bit addressing on R4000?
Message-ID: <4cPX7om00jeiMOGHdQ@cs.cmu.edu>
Date: 30 Jun 91 19:33:08 GMT
References: <14900025@hpdmd48.boi.hp.com> <880@taniwha.UUCP> <MEISSNER.91Jun28105156@tiktok.osf.org>,
	<1991Jun29.163857.14050@athena.mit.edu>
Organization: Carnegie Mellon, Pittsburgh, PA
Lines: 15
In-Reply-To: <1991Jun29.163857.14050@athena.mit.edu>

jfc@athena.mit.edu (John F Carr) writes:
...
>         l       r3,0x4(r2)              # 4(r2) is &x
...
> I don't know how many MIPS opcodes are unused -- is there room to add two
> more instructions with format reg,reg,disp16?  If not you'll need more than
> 4 instructions to load an address using the current method.
> 
> --
>     John Carr (jfc@athena.mit.edu)

Isn't that just an add?  (Or, in the MIPS case, an ``addu?'')  Why
would you need additional instructions?

-William Lott