Relay-Version: version B 2.10 5/3/83; site utzoo.UUCP
Path: utzoo!mnetor!uunet!husc6!hao!ames!elroy!jane!stevo
From: stevo@jane.Jpl.Nasa.Gov (Steve Groom)
Newsgroups: comp.arch
Subject: Re: Systolic Arrays
Message-ID: <4864@elroy.Jpl.Nasa.Gov>
Date: Wed, 18-Nov-87 12:03:17 EST
Article-I.D.: elroy.4864
Posted: Wed Nov 18 12:03:17 1987
Date-Received: Sat, 21-Nov-87 08:45:07 EST
References: <8711180016.AA02055@decwrl.dec.com>
Sender: news@elroy.Jpl.Nasa.Gov
Reply-To: stevo@jane.jpl.nasa.gov (Steve Groom)
Organization: Image Analysis Systems Grp, JPL
Lines: 49
Keywords: NCR GAPP

NCR Microelectronics Division in Ft. Collins, CO has been working on
their GAPP (Geometric Arithmetic Parallel Processor) system for a while
now.  It consists of up to 2304 processors on a single Multibus board.
We in the Image Analysis Systems Group here at JPL have a prototype
version which we have been using for experimenting with parallel
processing algorithms for hyperspectral image analysis.
The functional specification document for our system claims that:

    "The system design will meet the requirements of processing a field
    of 48x48 pixels at 10 million GAPP instructions per second for a
    single array board system. With the addition of input and output
    buffers, the system will permit an I/O data clock rate of 10 MHz per
    array board with words up to 6 bits in length.

    (disclaimer on)
I should state that because of my limited exposure to the operation of
the system I feel I am not qualified to review the functional and
performance aspects of it.  My experience with it to date has been
mostly from a systems standpoint, i.e.  developing a UNIX driver
(MASSCOMP RTU on an MC 5600) for it, and hardware/software
installation.  However, I can say that we have seen (as predictable) a
dramatic speedup in the types of image processing tasks that we do.
    (disclaimer off)

Being a prototype system, it has had a few problems, but these appear
to be more in the implementation of the GAPP controller board rather
than in the GAPP chips themselves.  I do not know that the GAPP system
is currently generally available, although I suspect it is not, because
our agreement with NCR is that our prototype system will be replaced
with the production system when it becomes available.

For details, I suggest you contact NCR directly. I belive that the
address below will find the GAPP development people.

	NCR Corporation, Microelectronics Division
	Digital Processing Group
	2001 Danfield Court
	Fort Collins, CO 80525

(You might also want to put something like  "ATTN: GAPP development" or
whatever in there, as I don't have anybody's name I can give out as a
contact.  If direct contact is unsuccessful, I may be able to put you in
touch with someone.)

-steve
/* Steve Groom, MS 168-522, Jet Propulsion Laboratory, Pasadena, CA 91109
 * ARPA: stevo@elroy.jpl.nasa.gov   UUCP: ..!cit-vax!elroy!stevo
 * Disclaimer: (thick German accent) "I know noothingg! Noothingg!"
 */