Path: utzoo!utgpu!watmath!clyde!att!alberta!calgary!dataspan!deraadt
From: deraadt@dataspan.UUCP (Theo De Raadt)
Newsgroups: comp.arch
Subject: Re: Sun slowness (was: Re: RISC v. CISC (really, context-s)
Message-ID: <253@dataspan.UUCP>
Date: 19 Nov 88 20:08:07 GMT
References: <181648@<1988Oct28> <28200222@urbsdc> <360@auspex.UUCP> <424@auspex.UUCP>
Organization: DataSpan Inc., Calgary AB Canada
Lines: 25

In article <424@auspex.UUCP>, guy@auspex.UUCP (Guy Harris) writes:
> 
>  >|>Yep, SUN keeps making liars out of the people who say that the CPU
>  >|>has ceased to be a bottleneck. :-)
>  >|
>  >|s/the CPU/memory - most of the slowness I've seen on Suns has been due
>  >|to paging.
>  >
>  >Yes, but what is the paging due to?
> 
> Big software.  What did you expect - paging due to a slow CPU?


Ok, my turn :-)
Ok, so now we need SISC - "Small-Instruction Set computers"... great.
 
No really, a lot of instruction sets chew up memory too fast. Gee, I
guess one way to make the code smaller, is to use a CISC?
 <tdr.

-- 
_____                 _                   -----------------------------------
  / /            /   / \ _   _      /_/_  Theo de Raadt:       (403) 289-4620
 / /_ _  ___  __/_  /__/ _\  _\  __/ /    DATASPAN
/ / /</_(_)  (_/</_/  \_(_/\(_/\(_/_(_/   ..!alberta!calgary!dataspan!deraadt