Path: utzoo!attcan!uunet!lll-winken!ames!vsi1!wyse!mips!mash
From: mash@mips.COM (John Mashey)
Newsgroups: comp.arch
Subject: Re: Endian reversing MOVEs
Message-ID: <13894@winchester.mips.COM>
Date: 25 Feb 89 21:45:24 GMT
References: <759@atanasoff.cs.iastate.edu> <MXvZBhy00W428s8WI0@andrew.cmu.edu> <772@atanasoff.cs.iastate.edu> <QXvqHvy00Vs887oooq@andrew.cmu.edu> <24618@amdcad.AMD.COM>
Reply-To: mash@mips.COM (John Mashey)
Organization: MIPS Computer Systems, Sunnyvale, CA
Lines: 24

In article <24618@amdcad.AMD.COM> rpw3@amdcad.amd.com (Rob Warnock) writes:
>Took me a little while to get around to it, but below is a fast (4 cycle)
>byte-swap for the Am29000, to round out the mix. And here's what I've seem
>to date:

>	machine	who reported	language	cycles	notes
>	=======	============	========	======	=====
>	29k	rpw3@amd	C		10
>	MIPS	mashey@mips	C		9
	MIPS	mashey@mips	assembler	9	(was same as C)
>	ARM	rwilson@acorn	C		7
>	VAX	bimadre@kulcs	assembler	5	Instr., not cycles!
>	88k	klossner@tek	assembler	7	(2+5n, maybe?)
>	ARM	rwilson@acorn	assembler	4	1+3n
>	29k	rpw3@amd	assembler	4	1+3n

Good table.  It would really be nice to 1) get the 88K C-compiled code #,
and 2) the C & Assembler #s for HP Precision, which ought to be fairly
good at this sort of thing, I think.
-- 
-john mashey	DISCLAIMER: <generic disclaimer, I speak for me only, etc>
UUCP: 	{ames,decwrl,prls,pyramid}!mips!mash  OR  mash@mips.com
DDD:  	408-991-0253 or 408-720-1700, x253
USPS: 	MIPS Computer Systems, 930 E. Arques, Sunnyvale, CA 94086