Path: utzoo!utgpu!jarvis.csri.toronto.edu!rutgers!cs.utexas.edu!uunet!ssbell!mcmi!dsndata!wayne
From: wayne@dsndata.uucp (Wayne Schlitt)
Newsgroups: comp.arch
Subject: Re: Register usage
Message-ID: <WAYNE.89Jun9182614@dsndata.uucp>
Date: 9 Jun 89 23:26:16 GMT
References: <259@mindlink.UUCP> <25382@ames.arc.nasa.gov> <m0fRx4x-0001fDC@mipon2.intel.com> <26145@lll-winken.LLNL.GOV> <m0fU37i-0001hNC@mipon2.intel.com>
Sender: wayne@dsndata.UUCP
Distribution: na
Organization: Design Data
Lines: 18
In-reply-to: mcg@mipon2.intel.com's message of 4 Jun 89 19:27:04 GMT


>In article <m0fU37i-0001hNC@mipon2.intel.com> mcg@mipon2.intel.com writes:
>                         Of course, most comp.arch readers probably
> don't actually *build* systems out of these chips, so these questions
> are at best boring, and probably irrelevant here.

> S. McGeady
> Intel Corp.


umm... just because we don't actually build systems out of these chips
doesn't mean we aren't interested in knowing the trade offs that went
into the chip designs.  i'm just a lowly software person (:->), but in
order for me to guess what the hardware is going to look like five
years from now, i need to know these kind of things.


-wayne