Path: utzoo!utgpu!jarvis.csri.toronto.edu!cs.utexas.edu!sun-barr!ccut!titcca!kddlab!icot32!nttlab!nttyrl!nttmhs!yam@nttmhs.ntt.jp
From: yam@nttmhs.ntt.jp (Toshihiko YAMAKAMI)
Newsgroups: comp.arch
Subject: Re: The Killer Micro From Hell [Really: fight ...
Message-ID: <4322@nttmhs.ntt.JP>
Date: 4 Jan 90 01:12:40 GMT
References: <34030@mips.mips.COM>
Sender: news@nttmhs.ntt.JP
Lines: 53

From article <34030@mips.mips.COM>, by mash@mips.COM (John Mashey):

> 1) The protagonists in this argument, both of whom have access to various
> flavors of supercomputers and Killer Micros, and either of whom would happily
> consume infinite bunches of cycles:
> 	a) Mostly agree on the fundamentals, which I think are:

(staff on Killer Micros and supercomputers)

> 	b) Maybe disagree a little on:

> 		b3) Exactly how fast the KMs are gaining.

It is interesting to see how fast the KMs are gaining,
and it is more interesting to find how fast the KMs will be gaining.

I have never touched supercomputers, but I use SONY NEWS with MC68030.
And you know, SONY will introduce R3000 in their RISC-NEWS this year.
So I am interested in how fast they will be gaining in these coming
years in the field of scalar computing.
R6000 runs at 66.7MHz. What is the bottleneck to prevent it
from running faster is a current topic of our news group.
I hope I can replace my SONY machines with Rx000-based ones in 1990 or 1991.

(x) The clock rate? How fast can they gain in ECL implementation in 1990's?
    Can they run at 100MHz, 200MHz, 300MHz??
    How much room of improvement of operation access time compared to
    current 16ns(66.7MHz)?

(y) Memory Bandwidth?  What type of CPU starvation is the most critical
    in R6280? Access time of first cache SRAM? Inner bus bandwidth?
    How much fast SRAM will be available in next coming years compared
    to 7ns ECL SRAM in R6280? How about on 12ns bipolar CMOS SRAM in
    second cache of R6280?
    How fast can system bus be compared 266Mbyte/sec system bus with R6020?

(z) Huting of parallel computation? Superpipeline or superscalar can
    exploit more parallelism hidden in the codes?
    Or more sophisticated compilers?

MIPS will release 80MHz version in 1990.
The speed up will continue, but the ratio will be smaller. When
will the speed up stop and by what bottleneck?

						Toshihiko YAMAKAMI



    
Toshihiko YAMAKAMI	NTT Telecommunication Networks Laboratories
 Telephone:	+81-468-59-3781 	FAX:	+81-468-59-2546
 junet:	yam@nttmhs.ntt.jp		CSNET:	yam%nttmhs.ntt.jp@relay.cs.net
 snail-mail:	Take 1-2356-523A, Yokosuka, Kanagawa 238-03 JAPAN