Path: utzoo!utgpu!jarvis.csri.toronto.edu!mailrus!cs.utexas.edu!uwm.edu!rpi!zaphod.mps.ohio-state.edu!lavaca.uh.edu!uhnix1!sugar!ficc!peter
From: peter@ficc.uu.net (Peter da Silva)
Newsgroups: comp.arch
Subject: Re: 680x0 instructions (was: '040 vs SPARC)
Message-ID: <4PQ11W3xds13@ficc.uu.net>
Date: 13 Feb 90 18:19:13 GMT
References: <645@ssp11.idca.tds.philips.nl> <38554@apple.Apple.COM>
Reply-To: peter@ficc.uu.net (Peter da Silva)
Organization: Xenix Support, FICC
Lines: 8

In article <38554@apple.Apple.COM> baum@apple.UUCP (Allen Baum) writes:
> It is not clear that the fancy addressing
> modes run faster than a sequence of simpler insts....

Not only that, but sometimes you need a diferent set of fancy addressing
modes. For example, to efficiently implement threaded interpreted languages
on a CISC it helps to have an autoincrement indirect mode, such as the VAX,
PDP-11, and 6809 share... but the 68000 does not.
-- 
 _--_|\  Peter da Silva. +1 713 274 5180. <peter@ficc.uu.net>.
/      \
\_.--._/ Xenix Support -- it's not just a job, it's an adventure!
      v  "Have you hugged your wolf today?" `-_-'